

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date
11 November 2004 (11.11.2004)

PCT

(10) International Publication Number
WO 2004/097947 A2

- (51) International Patent Classification⁷: H01L 33/00, (31/0352)
- (81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (21) International Application Number: PCT/IE2004/000063
- (22) International Filing Date: 4 May 2004 (04.05.2004)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
2003/0332 2 May 2003 (02.05.2003) IE
- (71) Applicant (*for all designated States except US*): UNIVERSITY COLLEGE CORK-NATIONAL UNIVERSITY OF IRELAND, CORK [IE/IE]; College Road, Cork (IE).
- (72) Inventors; and
- (75) Inventors/Applicants (*for US only*): MAASKANT, Pleun, Peter [NL/IE]; 5A Glendalough Park, The Lough, Cork (IE). O'CARROLL, Edmund, Anthony [IE/IE]; Kilnaglory, Ballincollig, County Cork (IE). LAMBKIN, Paul, Martin [IE/IE]; 34 Clevedon, Lower Kilmoney Road, Carrigaline, County Cork (IE). CORBETT, Brian [IE/IE]; 1 Broadale Crescent, Douglas, Cork (IE).
- (74) Agents: O'BRIEN, John, A. et al.; c/o John A. O'Brien & Associates, Third Floor, Duncairn House, 14, Carysfort Avenue, Blackrock, County Dublin (IE).
- (84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**
— without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

WO 2004/097947 A2

(54) Title: LIGHT EMITTING DIODES AND THE MANUFACTURE THEREOF

(57) **Abstract:** An array of highly efficient micro-LEDs (100) and a manufacturing process are described. Each micro-LED (100) is an integrated diode structure in a mesa (105), in which the mesa shape and the light-emitting region (104) are chosen for optimum efficiency. A single one of the micro-LEDs (100) comprises, on a substrate (101) and a semiconductor layer (102), a mesa (103), a light emitting layer (104), and an electrical contact (106). The micro-LEDs in this device have a very high EE because of their shape. Light is generated within the mesa, which is shaped to enhance the escape probability of the light. Very high EEs are achieved, particularly with a nearparabolic mesa that has a high aspect ratio. The top of the mesa is truncated above the light-emitting layer (LEL), providing a flat surface for the electrical contact (106) on the top of the semiconductor mesa. It has been found that the efficiency is high provided the top contact has a good reflectivity value. Also, it has been found that efficiency is particularly high if the contact (106) occupies an area of less than 16% of the truncated top mesa surface area. This feature also helps to achieve a more directional beam in the case of the device being an LED.

"Light emitting diodes and the manufacture thereof"

INTRODUCTION

5 Field of the Invention

The invention relates to light emitting diodes (LEDs) and photodiodes (PDs).

Prior Art Discussion

10

LEDs convert electrical energy into optical energy, and PDs convert optical energy into electrical energy. We will describe the invention as it relates to LEDs, and it will be readily understood that the invention can also be applied to the reverse, PD, operation.

15

In semiconductor LEDs, light is usually generated through recombination of electrons, originating from an n-type doped semiconductor layer, and holes originating from a p-type doped semiconductor layer. In some infra-red emitting semiconductor materials light can be generated by electron intersub-band transitions
20 rather than electron hole transitions. We will call the area where the main light generation takes place the light-emitting layer (LEL).

A major challenge is to extract as much of the emitted light as possible from the semiconductor material into the surrounding medium, usually air. This is hindered
25 by total internal reflection at the surfaces of the semiconductor.

On traditional cuboid shaped LED chips, the average path length for light rays within the semiconductor is long, and the average number of reflections of an emitted light ray at semiconductor surfaces is high, prior to escape. Long path
30 lengths and reflections at metal coated semiconductor surfaces both lead to

- 2 -

absorption losses. The light that does escape, escapes to a large extent through the sides of the chip and an external mirror is needed to collect this light into a useful light beam. Another approach is called chip shaping. Higher extraction efficiencies (EEs) are possible with this approach. However, it does not eliminate the long path
5 lengths within the semiconductor chip, nor the requirement for an external mirror. Also, the technique is less suitable to the widely used gallium nitride (GaN) based materials systems. The reason for this is that the sapphire and silicon carbide (SiC) substrates commonly used in GaN-based LED-chips are both very hard materials and very difficult to shape mechanically, for example with a dicing saw. In these
10 materials systems it seems not to be a practical solution to shape the whole chip.

Another approach to achieving a high EE is to provide an array of "micro LEDs", thus keeping the average path length within the device short. Such arrangements are described in US06410940 and US6410942.

15

However, there is substantial scope for improving the EE, and also the directionality of the emerging light beam. An improved method to manufacture the structures is also required. These are the objectives of the present invention.

20

SUMMARY OF THE INVENTION

According to the invention, there is provided an optical device comprising a semiconductor diode having an active layer enclosed in a semiconductor structure
25 mesa, in which:

the mesa has a truncated top, on a side opposed to a light transmitting or receiving face;

- 3 -

the mesa has an aspect ratio $((H3) \times (H3) / A_c)$ greater than 0.5, in which A_c is the cross-sectional area at the level of the active layer and H3 is height of the mesa; and

5 side walls of the mesa intersect the active layer at an angle $\alpha = 45^\circ (+/-20^\circ)$ along a substantial part of the active layer perimeter, whereby the mesa has a near-parabolic shape to form a reflective enclosure for light generated or detected within the device.

10 In one embodiment, the mesa cross sectional area (A_c) at the level of the active layer is less than $100 \mu\text{m}^2$;

In one embodiment, the mesa has an aspect ratio $((H3) \times (H3) / A_c)$ greater than 3.

15 In one embodiment, the mesa has an aspect ratio $((H3) \times (H3) / A_c)$ greater than 8.

In one embodiment, the mesa further comprises an electrical contact on the truncated top.

20 In one embodiment, the electrical contact occupies less than 16% of the area of the truncated top.

In one embodiment, the mesa side walls are curved, the side wall angle α increasing continuously from the active layer towards the transmitting or receiving face.

25

In one embodiment, the cross sectional area (A_c) of the mesa is rectangular in shape, the length being more than twice the width.

In another embodiment, the active layer is of InGaN material.

30

- 4 -

In one embodiment, the active layer is of InGaAs material.

In one embodiment, the active layer is of InGaAsP material.

5 In one embodiment, the active layer is of ZnCdSeTe material.

In a further embodiment, the height (H3) of the mesa is greater than 5 μ m.

10 In one embodiment, the active layer is an emitting layer whereby the device is an LED.

In one embodiment, the active layer is a detecting layer, whereby the device is a photodiode.

15 In one embodiment, the device comprises an array of diodes.

In one embodiment, the array comprises conductors so that individual diodes or diode clusters are individually addressable, thus forming an addressable LED or PD array.

20

In one embodiment, the device area covered with diode mesas is greater than 10 mm², and wherein more than 80% of all extracted light is extracted through a back surface, whereby the device is scalable and suitable for high light outputs from a single array-chip.

25

In one embodiment, the area covered with diode mesas is greater than 100 mm².

In one embodiment, the array is configured as a flip-chip, mounted on a heat sink.

- 5 -

The invention also provides a method of fabricating a diode array as defined above, wherein a single lithography step is followed by the following three processing steps, without additional lithography:

- etching of the semiconductor mesa,
- 5 • application of an insulating mesa side-wall coating, and
- deposition of the electrical contact to the top of the mesa.

In one embodiment, the etch mask for the semiconductor mesa etch comprises a multi-layer of more than one layer, and one or more layers are etched selectively
10 after the mesa etch step to create an overhang profile, suitable for pattern definition through lift-off of a subsequent coating.

In one embodiment, the etch mask is re-flowed prior to etching to provide a desired sidewall profile for the semiconductor mesa.

15 In one embodiment, the multi-layer etch mask consists of a double-level resist.

In one embodiment, the method comprises an additional oxygen plasma step to reduce the D1/D2 ratio.

20 In one embodiment, the step of applying a top electrical contact that has greater than 80% reflectivity at the emission wavelength, said reflectivity being as measured at the semiconductor-to-contact interface and at the normal incidence.

25 In one embodiment, the electrical contact and the flip-chip bonding metallisation are all deposited in one step, without additional lithography.

DETAILED DESCRIPTION OF THE INVENTIONBrief Description of the Drawings

5

The invention will be more clearly understood from the following description of some embodiments thereof, given by way of example only with reference to the accompanying drawings in which:-

10 Fig. 1 is a diagrammatic cross-sectional view of a single element of a micro LED array device, and Fig. 2 is a plan view;

Fig. 3 is a plan view of an alternative device;

15 Fig. 4 defines the angle α between the light emitting layer (LEL) and the mesa sidewall;

20 Fig. 5 is a plot of extraction efficiency into air versus aspect ratio (H_4/D_4) for paraboloid shaped reflectors in semiconductor material with a refractive index of 2.28;

Fig. 6 shows the effect of the top electrical contact reflectivity on the results obtained in Fig. 5;

25 Fig. 7 is a plot showing the effect of the light emitting layer position with respect to the focal plane of the paraboloid (the focal plane being defined as the horizontal plane that intersects the focal point of the paraboloid);

- 7 -

Fig. 8 is a set of beam profiles for a Lambertian emitter and for two parabolic micro-LEDs with different aspect ratios (other parameters the same as in Fig. 5);

5 Fig. 9 is a photograph of micro-LEDs, fabricated on GaN/sapphire material;

Figs. 10(a) to 10(h) are a sequence of diagrams showing steps of a production process for producing a device of the invention, Figs. 10(g) and 10(h) showing a diagram of a cluster of micro-LEDs both in cross-section and in plan view;

10

Fig. 11 is a photograph showing light emission from a cluster of fabricated micro-LEDs on GaN/sapphire, as observed through the transparent sapphire substrate;

15

Fig. 12 is a plot of emitted intensity versus position for a single LED element (near field); and

Fig. 13 is a plot of light intensity versus position, on a line across a single micro-LED element, as shown in Fig. 12.

20

Description of the Embodiments

The invention provides an optical device consisting of one or an array of highly efficient micro-LEDs, and a manufacturing process. Each micro-LED is an 25 integrated diode structure in a mesa shape, in which the mesa shape and the light-emitting region are chosen for optimum efficiency. The following description refers to a device having an array of elements, and the elements are light emitting diodes rather than photodiodes.

Referring to Figs. 1 and 2 a single one of the micro-LEDs 100 comprises, on a substrate 101 and a semiconductor layer 102, a mesa 103, a light emitting layer 104, and an electrical contact 106. The micro-LEDs in this device have a very high EE because of their shape. Light is generated within the mesa, which is shaped to
5 enhance the escape probability of the light. Very high EEs are achieved, particularly with a near-parabolic mesa that has a high aspect ratio. The top of the mesa is truncated above the light-emitting layer (LEL), providing a flat surface for the electrical contact 106 on the top of the semiconductor mesa. It has been found that the EE is high provided the top contact has a good reflectivity value. Also, it has
10 been found that efficiency is particularly high if the contact 106 occupies an area of less than 16% of the truncated top mesa surface area. This feature also helps to achieve a more directional beam in the case of the device being an LED.

Having a high aspect ratio is effective, as is clear from Figs. 5 and 6. It is preferably
15 greater than 0.5, and more preferably greater than 3, and most preferably greater than 8. The aspect ratio is calculated variously based on H3/D4, H4/D4, and ((H3) x (H3) / A.). The former two are used for modelling purposes, and the latter as a measurable one based on measurable dimensions in the physical device. In fact, all three definitions yield very similar results.

20 In one embodiment the light is generated in GaN based micro-LEDs, and the light is efficiently emitted through a sapphire substrate. The shape of the micro-LEDs also allows the light from each micro-LED to be very directional, which is an advantage in many applications, such as light coupling to fibres or waveguides. While in this
25 example visible light emission was used, the invention holds also for LEDs emitting in the invisible part of the spectrum, i.e. in the ultra-violet or infrared. And while in this example a transparent sapphire substrate was used, the invention would remain valid if there were no separate substrate present.

30 Referring to Figs. 1 and 2 a micro-LED 1 of the array comprises regions as follows:

- 9 -

D1: top electrical contact diameter,

D2: top of truncated semiconductor mesa diameter,

D3: LEL diameter,

5 D4: diameter of the focal plane of a paraboloid (the focal plane being the horizontal plane that intersects the focal point), and

D5: base of the semiconductor mesa diameter.

H1: Height of paraboloid focal plane above the base of the mesa,

10 H2: Height of LEL layer above the base of the mesa,

H3: Height of truncated top above the base of the mesa, and

H4: Height of paraboloid top above the base of the mesa.

A_c: Cross-sectional area of the mesa at the level of the LEL

15

The shape of each micro-LED may be "stretched" in one direction, as shown in Fig. 3, depending on the application. In this embodiment, a device 120 has a semiconductor layer 122, a mesa 123, a light emitting layer 124, and a contact 126.

20 In general, the array has the following properties:

mesa cross sectional area (A_c) at the level of the active layer is less than 100 μm^2 ;

at least some mesas have an aspect ratio ((H3) x (H3) / A_c) greater than 0.3;

25 and

the side-walls of the diode mesas intersect the active layer at an angle $\alpha = 45^\circ$ ($\pm 20^\circ$), along most (i.e. >50%) of the active layer perimeter.

Fig. 4 is a diagram defining the angle α between the LEL and the mesa sidewall.

30

- 10 -

Fig. 5 shows the calculated extraction efficiency as a function of the aspect ratio H_4/D_4 of a paraboloid shaped device. For high aspect ratios, and high top contact reflectivities, the calculated extraction efficiency approaches 100%. This is much higher than on most presently available commercial LEDs. The best commercial
5 GaN based LEDs have extraction efficiencies of about 45%. In Fig. 5 $D_1=D_2$, $H_1=H_2$, $D_3/D_2=1.12$, and $R=100\%$ at the top electrical contact. In this calculation all reflections from the side surfaces were assumed to be 100% reflective and the rays that hit the bottom semiconductor to air interface within the critical angle were 100% transmitted, while rays hitting this interface outside the critical angle were considered
10 as lost. Fig. 5 also shows the portion of light emerging into air that is confined to a 30° cone (for the same paraboloids).

Extraction efficiency values as a function of top electrical contact reflectivity are shown in Fig. 6. Fig. 7 shows the effect of the location of the LEL with respect to
15 the focal plane of the paraboloid on the efficiency. This shows that the devices remain effective even when the LEL is slightly offset with respect to the focal plane. Fig. 8 compares the beam properties from paraboloid micro-LEDs with the Lambertian beam properties of standard cuboid shaped chips. In the calculations above, Fresnel losses (due to partial reflection) at the interfaces have been ignored.
20 Such losses can be kept at a minimum by coating the bottom surface with an anti-reflection coating.

A photograph of some fabricated micro-LEDs is shown in Fig. 9.

25 The micro-LEDs allow potentially almost 100% light extraction, provided that the semiconductor material and the (optional) substrate are transparent at the emission wavelength of the LED. A higher light extraction efficiency means less heat dissipation, which in turn allows for a higher operating current, thus further increasing the possible light output from a single device. This will become an
30 important feature once the internal quantum efficiency in a material comes close to

- 11 -

100%, as the light output starts then to rise much faster than linearly with EE. An important feature of each micro-LED is that, because of the shape of the mesa, there is nearly total internal reflection from the mesa walls, causing almost all light to exit at the bottom. This has been achieved without need for fabricating a reflector around the mesa, the internal reflection being achieved because of the shape.

5 The invention also allows for large single chip dimensions, without sacrificing extraction efficiency. In present LED chips, light extraction through the sides of the chip becomes less effective when the chip area is increased. This limits practical
10 GaN/sapphire chip areas to about 2mm x 2 mm.

A 60-Watt incandescent bulb emits about 1,000 lumens. A car headlight requires about 1,800 lumens. The present invention may provide these light output levels with a single GaN based LED chip.

15 The light rays generally have a short trajectory within the semiconductor, thus minimising absorption.

20 The reflections of rays incident on the parabolic sidewalls are mainly at angles greater than the critical angle and therefore virtually loss-less. The majority of the rays that hit the top electrical contact hit it only once.

The emerging light beam can be highly directional (see Fig. 8).

25 The directional nature of the beam is useful for coupling light into a plastic optical fibre (POF) for example in data communications applications. Coupling of light from an LED into a multi mode fibre may also become a practical possibility. The directionality can be enhanced by increasing the H4/D4 ratio (see Fig. 7), and further increased by decreasing the D1/D2 ratio. The fabrication process can be used
30 to control both these ratios.

- 12 -

The emitted light from each individual LED element is highly contained, and very little light spreads sideways. This is good for micro-LED displays where light ought to emerge from only one pixel and should not spread to neighbouring pixels.

5

By introducing oblong micro-LED shapes (see Fig. 3), it is possible to obtain a light beam that has an oblong far-field pattern. This is useful for some viewing applications, for example, some traffic warning signs and displays.

10 The arrangement is compatible with flip-chip bonding techniques, which themselves allow for higher operating currents through improved heat sinking. When combined, the parabolic emitters will allow higher light-outputs from a single LED.

15 The fabrication technique described below is very simple, and we believe is a major step towards achieving LEDs for highly efficient solid-state lighting.

We also expect increased switching speeds on these devices, because of the higher current densities that can be sent through the devices. The distributed nature of the junctions eliminates areas of low current density (which are slower). The same
20 distributed and three-dimensional nature (which can be used to extract heat from the sides of the mesas) also allows better heat sinking, which in turn allows for higher current densities (thus further increasing the device speed).

The design and fabrication technique are suitable for all semiconductor materials
25 systems where the light can be extracted through a transparent bottom. Examples of such systems are: GaN/sapphire, GaN/SiC, InGaAs/GaAs, and InGaAsP/InP. The invention applies to either p-type doped semiconductor above the LEL, and n-type doped semiconductor below the LEL, or with n-type doped semiconductor above the LEL, and p-type doped semiconductor below the LEL.

30

- 13 -

Referring now to Figs. 10(a) to 10(h) the fabrication of the micro-LEDs is now described. The labels used are:

1. (optional) substrate
2. semiconductor material
- 5 3. focal plane of a paraboloid
4. light emitting layer (LEL).. Cross-sectional area of the mesa at the level of the LEL is "A_c"
5. electrically insulating layer
6. top electrical contact to the semiconductor
- 10 7. bottom electrical contact to the semiconductor
8. bottom part of a multi-layer etch mask, consisting in this case of pre-exposed resist
9. top part of a multi-layer etch mask, consisting in this case of photo resist
10. micro-LED outline

15

Steps 1,2 (Fig. 10(a)): Perform lithography on a dual layer resist. The bottom layer is pre-exposed, and can be further developed later on in the process. The bottom layer can also be another sacrificial layer that can be etched later on to create an undercut profile for selective lift-off of part of the insulating layer.

20

Step 3 (Fig 10(b)): The multi-layer is reflowed to the desired shape at a specific time and temperature, to create in the next step a near-parabolic profile in the semiconductor.

25

Step 4 (Fig. 10(c)): Dry etching, e.g. by ICP or RIE to transfer the desired shape into the semiconductor.

30

Step 5 (Fig. 10(d)) (Optional): An oxygen plasma step to reduce the size of the multi-layer mound. This will allow for a top electrical contact that is smaller than the top diameter of the mesa, i.e. (D₁/D₂) < 1.

Step 6 (Fig. 10(d)): Further develop the bottom layer to create an overhang profile in the two-layer resist. This is to facilitate the lift-off of part of the insulating coating, to make place for the top electrical contact.

5

Step 7 (Fig. 10(e)): An insulating coating is deposited over the mesas.

Step 8 (Fig. 10(f)): The remaining resist and the unwanted insulator coating are removed. This is being facilitated by the resist undercut generated in step 6.

10

Step 9: An electrical contact layer is deposited over the entire insulator coating. At the centre of each mesa this layer makes contact with the semiconductor, providing the electrical contact to the top of the semiconductor mesas.

15

Step 10: Bottom contact deposition and patterning. This provides the electrical contacts to the semiconductor bottom. The top contact can be either to p-type or to n-type semiconductor.

20

Fig. 11 is a photograph showing light emission from a cluster of fabricated micro-LEDs on GaN, as observed through the transparent sapphire substrate (near field). It shows the clear contribution to the light output from the near parabolic side surfaces. Fig. 12 is a plot of emitted intensity versus position for a single such LED element.

25

Fig. 13 shows the intensity as a function of position on a line that intersects the centre of the micro-LED element. The H3/D3 ratio for the elements shown in Figs. 11-13 is approximately 0.5. In this example the wafer was sapphire/ n-GaN/ InGaN multiple quantum well region/ p-GaN. The top contact was Ni/Au. The insulating coating was evaporated SiO₂. The bottom contact was Ti/Al. The EE through the bottom surface increased by about a factor 3 on these devices, due to the surface shaping.

It will be appreciated that the invention provides an LED chip with improved EE and directionality, and a simple and effective fabrication method.

- 5 The invention is not limited to the embodiments described but may be varied in construction and detail. For example, the active layer could be of any semiconductor material of type IV (e.g. Si, Ge, SiGe), type III-V (e.g. InGaAs, InGaAsP, InGaN, AlInGaN), or type II-IV material (e.g. ZnO, ZnCdSeTe). Also, the light in the active layer may be generated by inter-sub-band transitions. The
- 10 active layer may be of quantum dot material. Further, the active layer may contain Sb. Further the device may be a photodiode or a photodiode array, in which the active layer detects light.

Claims

1. An optical device comprising a semiconductor diode having an active layer
5 enclosed in a semiconductor structure mesa, in which:

The mesa has a truncated top, on a side opposed to a light transmitting or receiving face;

10 the mesa has an aspect ratio $((H_3) \times (H_3)) / A_c$ greater than 0.5, in which A_c is the cross-sectional area at the level of the active layer and H_3 is height of the mesa; and

15 side walls of the mesa intersect the active layer at an angle $\alpha = 45^\circ (+/- 20^\circ)$ along a substantial part of the active layer perimeter, whereby the mesa has a near-parabolic shape to form a reflective enclosure for light generated or detected within the device.

2. An optical device as claimed in claim 1, wherein the mesa cross sectional area
20 (A_c) at the level of the active layer is less than $100 \mu\text{m}^2$;

3. An optical device as claimed in claims 1 or 2, wherein the mesa has an aspect ratio
ratio $((H_3) \times (H_3)) / A_c$ greater than 3.

25 4. An optical device as claimed in claim 3, wherein the mesa has an aspect ratio
 $((H_3) \times (H_3)) / A_c$ greater than 8.

5. An optical device as claimed in any preceding claim, further comprising an
electrical contact on the truncated top.

- 17 -

6. An optical device as claimed in claim 5, wherein the electrical contact occupies less than 16% of the area of the truncated top.
7. An optical device as claimed in any preceding claim, wherein the mesa side walls are curved, the side wall angle α increasing continuously from the active layer towards the transmitting or receiving face.
5
8. An optical device as claimed in any preceding claim, wherein the cross sectional area (A_c) of the mesa is rectangular in shape, the length being more than twice the width.
10
9. An optical device as claimed in any preceding claim, wherein the active layer is of InGaN material.
10. An optical device as claimed in any preceding claim, wherein the active layer is of InGaAs material.
15
11. An optical device as claimed in any preceding claim, wherein the active layer is of InGaAsP material.
12. An optical device as claimed in any of claims 1 to 8, wherein the active layer is of ZnCdSeTe material.
20
13. An optical device as claimed in any preceding claim, wherein the height (H3) of the mesa is greater than 5 μ m.
25
14. An optical device as claimed in any preceding claim, wherein the active layer is an emitting layer whereby the device is an LED.

- 18 -

15. An optical device as claimed in any of claims 1 to 13, wherein the active layer is a detecting layer, whereby the device is a photodiode.
16. An optical device as claimed in any preceding claim, wherein the device 5 comprises an array of diodes.
17. An optical device as claimed in claim 16, wherein the array comprises conductors so that individual diodes or diode clusters are individually addressable, thus forming an addressable LED or PD array.
18. An optical diode array as claimed in claims 16 or 17, wherein the device area covered with diode mesas is greater than 10 mm^2 , and wherein more than 10 80% of all extracted light is extracted through a back surface, whereby the device is scalable and suitable for high light outputs from a single array-chip.
19. An optical diode array as claimed in claim 18, wherein the area covered with diode mesas is greater than 100 mm^2 .
20. An optical diode array as claimed in any of claims 16 to 19, wherein the array 20 is configured as a flip-chip, mounted on a heat sink.
21. A method of fabricating a diode array as claimed in any of claims 16 to 20, wherein a single lithography step is followed by the following three processing steps, without additional lithography:
 - 25 • etching of the semiconductor mesa,
 - application of an insulating mesa side-wall coating, and
 - deposition of the electrical contact to the top of the mesa.
22. A method as claimed in claim 21, wherein the etch mask for the 30 semiconductor mesa etch comprises a multi-layer of more than one layer, and

- 19 -

one or more layers are etched selectively after the mesa etch step to create an overhang profile, suitable for pattern definition through lift-off of a subsequent coating.

- 5 23. A method of fabricating a diode array as claimed in claims 21 or 22, wherein
 the etch mask is re-flowed prior to etching to provide a desired sidewall
 profile for the semiconductor mesa.
- 10 24. A method as claimed in any of claims 21 to 23, wherein the multi-layer etch
 mask consists of a double- level resist.
- 15 25. A method as claimed in any of claims 21 to 24, comprising an additional
 oxygen plasma step to reduce the D1/D2 ratio.
- 20 26. A method as claimed in any of claims 21 to 25, comprising the step of
 applying a top electrical contact that has greater than 80% reflectivity at the
 emission wavelength, said reflectivity being as measured at the
 semiconductor-to-contact interface and at the normal incidence.
- 25 27. A method as claimed in claim 26, wherein the electrical contact and the flip-
 chip bonding metallisation are all deposited in one step, without additional
 lithography.
28. A fabrication method substantially as described with reference to the
 drawings.





Fig.2




Fig.3

2/9




Fig.4




Fig.5

3/9




Fig.6




Fig.7

4/9




Fig.8






Fig.9


5/9




Steps 1, 2
Fig.10 (a)




Steps 3
Fig.10 (b)




Steps 4
Fig.10 (c)



Steps 5, 6
Fig.10 (d)



Steps 7
Fig.10 (e)



Steps 8, 9
Fig.10 (f)





Fig.11

9/9




Fig.12




Fig.13